

Fig. 2




Fig. 3a





Fig. 3b



(a)

$N_1$ :  $R1 = \text{load } [R2], \text{ signal } s$   
 $N_2$ :  $R3 = R2 + 1$   
 $\dots$   
 $N_k$ :  $R4 = R3 < 2$   
 $N_{k+1}$ : wait  $s$   
 $N_{k+2}$ :  $R5 = R1 - R4$

(b) The illustrations of the event and the overlap of latency

Figs. 1a-b






Fig. 4



(b) super block overview





(a) control flow graph

Fig. 5a

Fig. 5b

Figs. 6a-b






Fig. 7

Fig. 8a



800

Fig. 8b

850



870

Fig. 8c

